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ABSTRACT 
Phase change memory (PCM) is a promising candidate for the next-generation non-
volatile data storage, though its high programming current has been a major concern. By 
utilizing carbon nanotubes (CNTs) as interconnects to induce phase change in ultra small 
regions of Ge2Sb2Te5 (GST), we are able to lower the programming current to less than 
10 μA, almost two orders of magnitude less than state-of-the-art PCM devices. Normal 
memory operations of the nanotube-PCM device are demonstrated using pulse 
measurements with exceptionally low current and power consumption. Electrical 
characterizations show that the switching voltage in nanotube-PCM devices is highly 
scalable. 
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CHAPTER 1: INTRODUCTION 
1.1 Overview 
The ability to store information has been vital for the continuation of human 
civilization. In the past century, we have witnessed the development of new techniques 
(electronic memory, optical data storage etc.) to store enormous amounts of data, which 
were unimaginable a few decades ago when cassette and floppy disks were used widely. 
Yet, the insatiable demand for high-density, low-power, high speed and robust data 
storage has led people to explore new non-volatile memory technologies. Non-volatile 
memory can retain stored data after power-off, unlike volatile memory like DRAM and 
SRAM where data is lost after shutdown. Phase change memory (PCM) is considered one 
of the most promising candidates for next-generation non-volatile data storage [1-3]. 
Phase change memory has shown many interesting features such as low power 
consumption, high packing density, fast access time, large dynamic range and high 
endurance [4-6].  
In this work, we proposed and fabricated a novel PCM device which utilizes carbon 
nanotubes (CNTs) as nanoscale interconnects to induce reversible switching in extremely 
small PCM bits. This lowers the programming current to the range of 1-10 µA, two 
orders of magnitude less than current state-of-the-art PCM devices (0.1 ~ 0.5 mA). 
1.2 Phase Change Memory 
A phase change material usually has two or more crystalline states which exhibit 
vastly different properties like electrical resistivity and optical reflectivity. The 
amorphous state shows high electrical resistivity and low optical reflectivity; while the 
crystalline state, where atoms are arranged in an orderly fashion, has low electrical 
resistivity and high optical reflectivity (Fig. 1.1). Even though the concept of phase 
change memory was suggested as early as the 1960s by Ovshinsky [7], it is the recent 
discovery of fast crystallizing materials like chalcogenide based Ge2Sb2Te5 (GST) [8] or 
Ag- and In-doped Sb2Te [9] that has triggered a renewed interest  in this technology. GST 
has a less than 10 ns crystallization time which is much faster than the phase change 
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materials that were used earlier such as Te48As30Si12Ge10, which required 10 µs or more 
to crystallize. 
GST based phase change random access memory works by switching the material 
between its amorphous (data ‘1’) and crystalline (data ‘0’) states through Joule heating. 
The change in electrical resistivity could be as large as 104 (Fig. 1.2), allowing stored 
information to be easily retrieved. Both amorphous and crystalline states are stable at 
room temperature for more than 10 years (3 x 108 s). The SET action is achieved by 
heating the highly resistive amorphous GST above its crystallization temperature (~150 
ºC) but below its melting point (~650 ºC), therefore accelerating the crystallization 
process to times on the order of 10 ns. That is, the timescale of crystallization changes by 
more than 16 orders of magnitude on just a few hundred Kelvin increase of temperature. 
This remarkable crystallization kinetics of GST and its large contrast between the 
amorphous and crystalline states are the key properties in its applications in non-volatile 
memories. The RESET action is typically done by applying short but larger amplitude 
current pulse to the device, thereby locally melting the GST. Then the fast falling edge of 
the pulse quenches the GST and captures it in the disordered amorphous state. 
However, one of the main drawbacks associated with PCM technology is its high 
programming current (> 0.5 mA) and power [6, 10-11]. This limitation is inherent in the 
layout of current PCM devices where heat must be transferred to a significant volume of 
the phase change material as shown in Fig 1.3. In this work, we provide a novel method 
to build ultra low power non-volatile memory, by using carbon nanotubes (CNTs) as 
nano-sized interconnects to reversibly induce phase change in an extremely small volume 
of GST, which significantly lowers the programming current and power. 
1.3 Carbon Nanotube 
Carbon nanotubes are 1-dimensional (1D) cylindrical arrangements of carbon atoms. 
CNTs belong to the carbon allotrope family (Fig. 1.4) which also includes fullerene (0D), 
graphene (2D), graphite (3D) and diamond (3D). Ever since their discovery, CNTs have 
attracted immense interest from researchers due to their excellent electrical and thermal 
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properties. With diameter ranging from 1 to 5 nm, CNTs are the smallest controllable 
electrodes known to man. 
1.4 Figures 
 
Figure 1.1: GST can be switched reversibly between its amorphous and crystalline 
phases, where it shows large contrast for electrical conductivity [12]. 
 
Figure 1.2: The temperature dependence of the electrical resistivity of GST [5]. 
Several orders of magnitude change in resistivity is observed when GST is switched from 
amorphous to crystalline phase. 
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Figure 1.3: Typical schematics of conventional PCM device [13]. 
 
Figure 1.4: Carbon allotrope family. (Image courtesy of Prof. Yihong Wu.) 
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CHAPTER 2: EXPERIMENTAL PROCEDURES 
2.1 Device Fabrication 
To build the nanotube-PCM device, we first need to fabricate the carbon nanotube 
field effect transistor (CNTFET) device. The CNTFET device is very similar the typical 
MOSFET device. The differences between the two being that, first, in CNTFET the gate 
(which controls the vertical electric field in the FET) is in the bottom and second, the 
channel in CNTFET is the carbon nanotube instead of the doped silicon as in 
conventional MOSFET. 
Due to their similarity, the fabrication process of CNTFETs uses extensively the 
well-known technologies in the semiconductor industry. We start with a 4-inch highly 
doped silicon wafer. After degreasing the wafer, the gate dielectric layer is grown using 
dry oxidation. This silicon dioxide layer will serve as the back gate for the CNTFET 
device. The thickness of the oxide layer typically ranges from 70 to 100 nm. If the oxide 
layer was too thick, it would trap injected charge during operations, which would lead to 
hysteresis in the ID-VG sweep as shown by Estrada et al. [1]. However, too thin a 
dielectric layer can result in oxide breakdown during normal operations which would lead 
to large leakage currents. Thus, the optimal thickness was found to be 70 to 100 nm as a 
compromise between the two aforementioned effects. We used dry oxidation in this work 
as it produces better oxide quality compared to wet or steam oxidations despite its slow 
rate. 
The next step is to deposit alignment markers (to be used in the photolithography 
steps) on the wafer. The alignment marks were defined using a photoresist mask, which 
was designed using AutoCAD. Plasma etching (CHF3) together with wet etching in 
buffered oxide etchant (BOE) was used to etch away the exposed oxide to the silicon 
substrate.  
After that, 2 Å of Fe catalyst was deposited on the oxide to assist the carbon 
nanotube growth using chemical vapor deposition (CVD). More details on CVD growth 
of CNT will be discussed later. The positions and size (3x3 µm) of the catalyst windows 
were defined photo-lithographically using another mask which would allow us to control 
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the starting position from which the carbon nanotube grows. The iron catalyst was 
deposited using a CHA electron beam evaporator. The processed 4-inch wafer was 
typically cut to 1 cm x 1 cm small pieces using diamond cutter so that they can be fit into 
the nanotube furnace for growth. 
The carbon nanotubes in our study were grown using chemical vapor deposition 
method, as mentioned earlier. CVD is one of the most promising methods to produce 
large scale of single-walled CNT. CVD growth was originally used to grow high purity, 
high quality thin films in the conventional semiconductor industry. During CVD growth, 
one or more gaseous precursors of the desired material is flowed into the chamber 
(typically at elevated temperature) where the gas molecules would diffuse onto the 
substrate and react to form the desired material on top of the substrate. CVD method was 
firstly introduced for carbon nanotube growth in 1993 by Jose-Yacaman et al. [2]. One of 
the main advantages of using CVD growth for CNT is that the nanotube can be grown 
directly on the wafer, with no need for substrate transfer after the growth. This is 
especially desirable for single walled carbon nanotubes, as they are susceptible to 
mechanically and chemically induced defects from transfer processes due to their small 
dimensions. Nowadays, people have successfully used CVD growth to demonstrate 
aligned carbon nanotube arrays on quartz [3], centimeter long carbon nanotubes [4] and 
vertically aligned carbon nanotubes [5].  
All carbon nanotube devices used in this work were grown using CVD method using 
our in-house CVD chamber, which is shown in Fig. 2.1. There are five essential 
parameters for CVD growth of nanotubes: gas flow rate, growth time, pressure, 
temperature and catalyst. These parameters will be discussed in detail to reveal their 
effect on nanotube growth.  
Gas flow rate has the most significant impact on CVD nanotube growth. Our CVD 
chamber is equipped with four types of precursor gases, namely: methane (CH4), ethylene 
(C2H4), hydrogen (H2) and argon (Ar). Each of these gases is connected to a mass flow 
controller which sets and monitors the flow rate of that particular precursor. Argon gas, 
being a chemically inert gas, is mainly used to create an inert environment in the chamber 
to prevent the device from oxidizing at the high temperature during operations. Methane 
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and ethylene are the only gases that contain the carbon element and are thus called carbon 
feedstock gases. At high enough temperatures, with the presence of hydrogen gas, the C-
H bond in those carbon feedstock gases would dissociate to free up the carbon atoms for 
CNT growth. Ethylene gas typically results in very high nanotube densities during 
growth as each of the ethylene molecules contains two carbon atoms. However, if the 
flow rate of ethylene is set too high, carbon soot could be deposited during the growth, 
which is undesirable. Thus, in this study, a mixture of methane, ethylene and hydrogen 
was used as precursor for CVD growth of nanotubes, with typical flow rates for methane 
in the range of 500 to 700 standard cubic centimeter per minute (SCCM), 12 to 16 SCCM 
for ethylene and 300 to 500 SCCM for hydrogen gas. 
Coupled with the gas flow rate, the growth time is an essential parameter to help 
control the length of carbon nanotube from CVD growth. In our recipe, the nanotube 
growth time is typically controlled to be between 15 to 20 minutes. The general rule of 
thumb is that increasing the growth time will result in longer carbon nanotubes. However, 
if the substrate was kept at high temperature for too long, some carbon nanotube would 
be burnt up which would result in a decrease in the overall density of the device. Longer 
nanotube length could also be achieved by decreasing the gas flow rates, but this would 
typically result in a decrease in the overall nanotube density too. 
Pressure in the chamber has a significant impact on the densities of the nanotube 
grown, too. With lower pressure, we will have lower nanotube density. Though in this 
study, the pressure was fixed at 760 Torr and the density of the film was primarily 
controlled through varying the gas flow rate and growth time.  
Temperature has some impact on controlling the diameter of the carbon nanotubes 
grown. This is done by changing the size of the nanoparticles which mildly affects the 
diameter of the carbon nanotube that grows from it. Generally, lower temperature will 
typically result in larger diameter nanotubes. Moreover, if the temperature during the 
growth was set too low, the overall quality of the CNTs would decrease. The nanotubes 
in our work were grown at 900 ˚C, which typically resulted in single wall carbon 
nanotube with diameter ranging from 1 to 5 nm. 
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As mentioned earlier, the catalyst used in this work is 2 Å of Fe which was deposited 
via electron beam evaporation. The evaporated metal (Fe) was converted into 
nanoparticles by annealing at 900 ˚C for more than half an hour under Ar flow, as the 
elevated temperature induces nano-sized bead formation. The smaller the catalytic 
nanoparticle, the smaller the diameter of the CVD grown nanotube. 
After carbon nanotube growth, the last step in fabricating the CNTFET is to define 
the source and drain contact for the device via photolithography. Our choice of metals for 
the contacts is Ti/Pd/Au with a thickness profile of 0.5/20/20 nm respectively. The thin 
titanium layer is used here as an adhesion layer since palladium is known not to stick well 
to the silicon dioxide substrate. Palladium is a popular choice for contacts with nanotubes 
because of their work function match with CNTS which results in ohmic contact and the 
fact that Pd sticks well with CNT. Gold is used mainly for the ease of probing to perform 
electrical measurements on CNTFETs later on.  
A schematic of the as-fabricated CNTFET is shown in Fig. 2.2. An SEM of the 
finished device is also illustrated in Fig. 2.3 [6]. 
2.2 Measurement and Characterization 
After fabricating the CNTFET devices, the next step is to perform some basic 
electrical and SEM/AFM measurements to characterize the length, diameter and chirality 
of the CNTs in each device. Since in one 1 cm x 1cm as-fabricated device, we have a 40 
x 40 (1600 devices) array of CNTFETs, we need to first map out that each device is 
connected by carbon nanotubes and if it has  metallic and semi-conducting behavior. 
All electrical measurements were done using the Keithley 4200 Semiconductor 
Characterization System. Typically, three-terminal measurements were employed to 
characterize the CNTFETs using two electrical probes (for source and drain) and the 
substrate chuck (for the bottom gate). The first electrical test is usually a IDVG sweep, 
where the drain voltage is fixed at 50 mV when we sweep the gate voltage from -20 V to 
20 V and measure the channel current. This is to ascertain if the nanotube connection in 
this device is metallic or semi-conducting. A typical IDVG sweep for a metallic and a 
semi-conducting nanotube is plotted in Fig 2.4 [6]. In this study, we typically consider a 
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CNT device with an ON/OFF ratio greater than 10 to be semi-conducting. The next test is 
to perform an IDVD sweep to estimate the number of connections in this device. The 
gated bias is usually at -15 V to turn on the semi-conducting nanotubes. 
2.3 Figures 
 
Figure 2.1: The Atomate carbon nanotube chemical vapor deposition furnace used to 
grow carbon nanotube in this study. 
 
Figure 2.2: The schematic of the back-gated CNTFET that is used in this work. 
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Figure 2.3: Top-view scanning electron microscope (SEM) image of a typical 
CNTFET device used in this work [6]. 
 
Figure 2.4: Typical IDVG sweep of carbon nanotubes with metallic and semi-
conducting behaviors [6]. 
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CHAPTER 3: CHALCOGENIDE PHASE CHANGE INDUCED BY 
CARBON NANOTUBE HEATERS 
3.1 GST Deposition 
We first performed some proof-of-concept experiments to ascertain that carbon 
nanotubes can withstand the GST deposition process and are capable of reliably inducing 
phase change in GST.  
After fabricating the CNT device (Fig. 2.2), we sputter a 10 nm thin film of a-GST 
on top of the entire device, as illustrated in Fig. 3.1a. We found that GST sputtering is 
compatible with CNT devices, with conformal deposition and little apparent damage to 
the CNT. Atomic force microscope (AFM) measurements confirm that surface roughness 
was minimally increased from ~0.3 nm (bare SiO2) to ~0.5 nm (after GST deposition). 
Moreover, electrical measurements of the CNT before and immediately after GST 
sputtering (Fig. 3.1b) indicate only ~20% change in CNT resistance, suggesting little 
damage to the nanotube from the sputtering process. 
GST thin film deposition is done in high vacuum using ATC 2000 custom four gun 
co-sputtering system (AJA International), with a deposition rate at 0.4 Å/s. Deposition at 
this rate ensures that there is only minimal damage to the CNT from the sputtering 
process. The sputtering target Ge2Sb2Te5 was purchased from ACI Alloys Inc.. Thin film 
thickness is characterized with X-ray reflectivity measurement using Philips Xpert Pro 
XRD system on control samples. By probing diffraction intensities at glancing angles of 
incidence, we are able to confirm the GST thin film thickness is 10.0 nm ± 0.4 nm (Fig. 
3.2). 
3.2 Electrical and AFM Characterization  
After GST sputtering we performed several compliance-limited DC current sweeps, 
while monitoring the voltage across the device, as shown in Fig. 3.3a. It is important to 
note that although the thin GST film spans between the two electrodes, its amorphous 
resistivity is very high (~100 Ωڄcm) [1], and the current is entirely carried by the CNT 
during the initial sweep (labeled #1). Subsequent sweeps to higher currents (labeled #2 – 
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#6) lead to increasing conductivity with voltage snapback behavior, which we attribute to 
a gradual transition from amorphous to crystalline phase in the GST surrounding the 
CNT. The switching current (~ 25 µA) is much less than conventional PCM devices, 
though our switching voltage is also higher due to high contact resistance. At higher 
currents the temperature of the CNT increases significantly, and a low-resistance 
crystalline GST “sleeve” begins to form around the CNT. Once the phase transition 
occurs, the crystalline state of the GST is preserved as seen from hysteresis loops in Fig. 
3.3a, with each succeeding forward sweep following the previous backward sweep (e.g. 
black and magenta arrows between sweeps #2 and #3). Sweeps labeled #1 – #6 were 
made by gradually increasing the upper current limit in 20 μA increments. Consequently, 
the resistance of the CNT-GST structure is reduced by more than an order of magnitude, 
as an increasing volume of GST surrounding the CNT gradually heats up and crystallizes, 
introducing a parallel current flow path. Once the current reached ~160 μA (sweep #7) 
we found the GST was irreversibly damaged, but the measured I-V returned along the 
original path (#1), indicating the CNT itself was still conducting, unchanged, and 
undamaged. The last point highlights the resilience of CNTs even under the most extreme 
conditions, and their durability as nano-scale GST heaters. 
The AFM images in Figs. 3.3b–3.3e were taken after sweeps #1, 3, 6 and 7 
respectively, showing the progression of the GST surface as the structure is pushed to 
higher currents. As the GST begins to crystallize, nucleation points form along the length 
of the heated CNT, consistent with observations in GST nanowires. These nucleation 
centers eventually lead to GST volume changes, possible void formation (likely due to 
thermal expansion mismatch) and delamination from the CNT as the height profile 
increases up to ~7 nm. The region of nucleation follows the well-known Joule heating 
temperature profile of a CNT on SiO2 [2-3]. In fact, Fig. 3.3c reveals that phase and 
volume changes in GST occur initially near the middle of the CNT, where the 
temperature is highest. This leads to an indirect “visualization” of the thermal healing 
length (LH ~ 0.25 μm) along the CNT, i.e. the length scale over which heat sinking from 
the metal contacts remains effective. At distances >LH away from the contacts, the heat 
sinking from the CNT is limited by the SiO2 substrate. Eventually the entire GST around 
the CNT heats up and crystallizes (Fig. 3.3d), leading to the large measured increase in 
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conductance. The GST breakdown electrically observed at ~160 μA appears as a physical 
“bubbling” and delamination of the thin film (Fig. 3.3e). 
3.3 Finite Element Modeling 
To better understand the heating and crystallization in this test structure, we 
implemented a 3-dimensional (3-D) finite element (FE) model[4] that self-consistently 
takes into account the electrical, thermal and Joule heating interactions. The simulated 
structure shown in Fig. 3.4 mimics that of the experimental devices (Fig. 3.4a). In the 
electrical model, the Poisson and continuity equations are solved to obtain the voltage 
and current distribution in the device. Simulation parameters are similar to Ref. [5]. The 
electrical resistivity and thermal conductivity of GST are parameterized as a function of 
their crystalline state and the temperature using known experimental results, as shown in 
Fig. 3.5. In addition, the electrical [1] and thermal conductivity [6-7] of GST (σGST and 
kGST) are parameterized as a function of phase and temperature, as shown in the SOM. 
The transition temperatures are taken as those well-known for GST, i.e. 150 ºC for the 
amorphous to fcc transition (~1000× σGST increase), and 350 oC for the fcc to hcp 
transition (additional ~10× σGST increase). 
The electrical conductivity and Joule heating of the CNT are calculated following 
Ref. [8], including the temperature- and position-dependent carrier mean free paths. On 
all external boundaries, electrical insulation boundary conditions apply, except across the 
electrodes where a constant current flow is applied. The heat diffusion equation is used to 
obtain the 3-D temperature and phase distribution in the device. In other words, when the 
GST reaches a phase transition temperature, it is switched to the corresponding phase, 
which is then preserved upon return to room temperature.  
Adiabatic thermal boundary conditions are used on all exterior boundaries 
(convective air cooling and radiation loss are insignificant) except for the bottom 
boundary of the SiO2/Si interface, where a constant temperature 300 K is assumed. At 
interior boundaries, thermal boundary resistance (TBR, Rth) is used to model the heat 
fluxes and temperature gradients at the interfaces [9]. The TBR is included by adding a 
thin thermally resistive layer with thickness dth and thermal conductivity kth such that Rth 
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= dth/kth. The Pd/CNT boundary is assumed to have Rth,c = 1.2 × 107 K/W, and a thermal 
boundary conductance g = 0.17 W/K/m per CNT length is applied at the CNT/SiO2 
boundary [8, 10]. All other interior boundaries have Rth = 2.5 × 10-8 m2K/W per unit area, 
and all TBR is assumed to be temperature independent [5, 11]. Electrical contact 
resistance is included on interior boundaries between GST/electrodes (~ 150 kΩ) and 
between CNT/electrodes (~50 kΩ). Table 3.1 summarizes the thermal and electrical 
properties used for the finite element simulation. 
Figure 3.6 displays typical current-voltage characteristics computed with this model 
(line), compared to experimental data (circles) for a typical CNT/GST device with L ≈ 
3 μm, and d = 3.2 nm. The simulation performs current sweeps while monitoring the 
voltage, as does the experimental data. No changes are noted in the simulated I-V 
characteristics as the GST warms up beyond ~150 oC and changes into fcc crystalline 
state. At I ≈ 30 µA the temperature in the GST surrounding the CNT heater reaches ~350 
˚C, the transition temperature of GST from fcc to hcp state. As more GST switches to the 
highly conductive hcp state, the resistance of the device begins to decrease significantly, 
with a parallel current path being created in the GST. Hence, the voltage decreases even 
as the current increases. Figures 3.7 and 3.8 show Y-Z plane cross-sections of 
temperature and electrical conductivity in GST at the center of the CNT before and after 
the voltage snapback seen in the simulated device I-V curve. At I = 35 µA the GST 
directly above the CNT heater has partially switched to the highly conductive hcp state. 
At I = 50 µA, a significant amount of GST near the CNT was transformed into the hcp 
state. A parallel current path is now available in GST which causes the voltage snapback 
that we observed. 
In the backward sweep, the hcp state of GST is preserved upon return to room 
temperature, and the  I-V curve follows a lower resistance path. Thus, interestingly, the 
simulations indicate that voltage snapback in this test structure is due to the fcc to hcp 
transition of GST, not the amorphous to fcc transition. This occurs although the 
resistance of GST decreases by three orders of magnitude in the fcc phase (from GΩ to 
MΩ); the total resistance of the entire device is still dominated by the CNT (~0.1 MΩ). 
Only a transition to the hcp state brings the GST “sleeve” surrounding the CNT into a 
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resistance range comparable to that of the CNT, leading to a measurable change in the 
electrical characteristics. 
3.4 Figures and Table 
 
 
Figure 3.1: (a) Schematic of CNT test structure with GST thin film sputtered on top. 
(b) Measured current-voltage of a typical CNT (L ≈ 1.88 μm, d ≈ 3.3 nm) before and after 
GST deposition. The inset displays the measured current vs. back-gate voltage, indicating 
metallic behavior. 
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Figure 3.2: X-ray reflectivity measurement of the sputtered GST thin film using 
control samples. The control sample is fabricated by sputtering GST directly onto highly 
doped Si substrate immediately after the removal of the native oxide layer by wet etching. 
The measurement confirms the GST thin film thickness is 10 nm. 
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Figure 3.3: Measured and imaged phase change of GST covering CNT heater. (a) 
Consecutive current sweeps to progressively higher current. Each state is preserved when 
the GST is returned to room temperature, i.e. I = 0 (no heating). (b) Topographic AFM 
before any current is applied and (c-e) after sourcing the current to ~70, 130, and 160 μA 
respectively. The latter correspond to current sweeps #3, 6 and 7 labeled in (a). As 
current passes through the device, the CNT heats up and crystallizes the surrounding GST. 
In (c), the color profile shows the qualitative Joule heating temperature rise of the CNT [8, 
12]. The GST near the middle of the CNT is crystallized earliest, illustrating the role of 
heat sinking at the CNT contacts (thermal healing length ~ 0.25 μm). At higher currents 
the GST covering the entire CNT is crystallized as shown in (d). 
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Figure 3.4: Device structure used in the 3-D simulation mimics the experimental test 
structures. 
 
 
 
 
 
 
 
(b)
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Figure 3.5: (a) Temperature dependence of GST electrical resistivity σGST(T). (b) 
Temperature dependence of GST thermal conductivity kGST(T). 
Table 3.1: Electrical and thermal properties used in the FE simulation. 
k (W/m/K) C (J/m3/K) σ (S/m) 
Pd 22 2.93 x 106 1 x 107 
SiO2 1.4 1.72 x 106 1 x 10-16 
GST kGST(T) 1.24 x 106 σGST(T) 
CNT 3000 1.10 x 106 σCNT(T) 
a
b
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Figure 3.6: Measured (symbols) and simulated (lines) I-V characteristics of a typical 
metallic CNT covered by GST. The FE model predicts a sudden increase in overall 
conductivity as the GST changes to hcp crystalline state. 
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Figure 3.7: (a) and (b) Cross-sectional temperature (top) and conductivity (bottom) 
of GST at the middle of the CNT at I = 35 μA. 
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Figure 3.8: (a) and (b) Cross-sectional temperature (top) and conductivity (bottom) 
of GST at the middle of the CNT at I = 50 μA. The simulations suggest that noticeable 
voltage snapback only occurs when ~5-10 nm of GST near the CNT transitions to hcp 
phase. 
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CHAPTER 4: PHASE CHANGE MEMORY WITH CARBON 
NANOTUBE INTERCONNECTS 
4.1 Device Schematics 
After we have demonstrated CNTs’ capability to induce phase change in GST, we 
want to optimize the device structure to build an energy efficient nanotube-PCM device. 
We noticed from our CNT reliability study that when CNT underwent electrical 
breakdown at ambient/inert environment under high bias, it typically leaves a nano-scale 
gap with width varying from 10 to 300 nm in the carbon nanotube [1], as shown in the 
AFM image in Fig. 4.1a. If we sputter ~10 nm of amorphous GST (a-GST) and fill the 
CNT gap (Fig. 4.1a) with good coverage and minimal surface roughness, we would 
essentially have a lateral GST device with CNT interconnects. The active GST bit is the 
small volume of GST in the gap that is sandwiched by CNT interconnects, as shown in 
Figs. 4.1b and 4.1d. As we only need to induce phase change in the active GST bit to 
perform the memory write/erase action, we are able to significantly reduce the 
programming current and power. Figure 4.1c shows the AFM image of typical as-
fabricated nanotube-PCM device. 
4.2 DC Measurements and AFM Characterization  
To demonstrate the memory switching behavior, we source current and measure the 
voltage (I-V) characteristics of the nanotube-PCM devices. The I-V initially displayed 
high resistance (20 ~ 80 MΩ) due to the amorphous phase of the as-sputtered GST. As 
we gradually increase the current, the I-V curve showed voltage snapback behavior due to 
threshold switching in GST, i.e. sudden switching of amorphous GST to the conductive 
amorphous phase under high E-field. This is then followed by the amorphous to 
crystalline phase change due to Joule heating. We observed that the snapback voltage Vsb 
of the nanotube-PCM devices increases pseudo-linearly as the CNT gap size increases, 
with Vsb ~ 3.5 V (Fig. 4.2a), ~ 9.0 V (Fig. 4.3a), ~19.8 V (Fig. 4.4a), and 28.4 V (Fig. 
4.5a) for CNT gap size w ~ 35 nm (Fig. 4.2b), ~ 100 nm (Fig. 4.3b), ~ 210 nm (Fig. 4.4b), 
and ~ 270 nm (Fig. 4.5b) respectively. This provides strong evidence to support the 
popular claim that threshold switching in GST is electric field driven [2-5]. This 
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threshold switching behavior is a critical property of phase-change materials, because 
without this effect, it would require impractically high voltage to deliver enough power to 
heat up the resistive amorphous GST to its crystallization temperature.  
We notice that after amorphous to crystalline phase change, the ON state resistance 
of the nanotube-PCM device is not as low as it would have been if all GST are switched 
into crystalline phase. This suggests that only a small volume of the GST has been 
switched into the conductive state. Since CNTs are much more conductive than 
amorphous GST, current tries to flow preferentially along the nanotube, thus creating a 
high E-field across the CNT gap and therefore locally inducing threshold switching and 
phase change in the GST between the gap. This is supported by AFM measurements as 
shown in Fig. 4.2c, 4.3c, 4.4c, 4.5c, where nucleation points are observed in the GST [6] 
that filled the CNT gap. Subsequent I-V measurements in Fig. 4.2a, 4.3a, 4.4a and 4.5a 
showed that GST crystalline state is stable under ambient environment. It should be noted 
that since CNTs serve as interconnects in the nanotube-PCM device, both 
semiconducting (to be always turned on by a gate bias) and metallic CNTs can be 
employed to induce phase change. Besides single-wall CNTs, small diameter multi-wall 
CNTs are frequently used in this study as they show similar device characteristics and are 
sometimes more resilient to the (mild) damage induced in the GST sputtering process [6]. 
4.3 Pulse Measurements 
The resistance-current (R-I) switching characteristics of the nanotube-PCM device 
were studied by sending current pulses to the device and measuring its resistance after 
each pulse. All electrical transport measurements were performed with a Keithley 4200 
Semiconductor Characterization System (SCS) and a Keithley 3402 Dual-Channel 
Pulse/Pattern Generator (PG). The resistance of nanotube-PCM device after applying the 
SET and RESET voltage pulse is measured with 4200 SCS by applying a 2.0 V D.C. bias. 
The SET and RESET current magnitudes were calculated from the applied voltage 
amplitude and the device resistance. The rising and falling edge of both SET and RESET 
voltage pulses are set at 2 ns. The duration and amplitude of the pulses were confirmed 
using Agilent Infiniium 50004A oscilloscope. Figure 4.6 shows a typical waveform for a 
RESET pulse. 
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As shown in Fig. 4.7, starting from the resistive OFF state, 150 ns SET current 
pulses with increasing amplitude are applied to the device D5. The device resistance 
decreased by more than an order of magnitude when the SET current amplitude exceeds 
1.0 μA. This suggests that the GST in the CNT gap is switched into the crystalline phase 
and thus restores the current path. A large increase in resistance is observed when the 50 
ns RESET current pulse exceeds 5.0 μA. The larger RESET current increases the 
temperature of the GST bit to its melting point. The rapidly falling edge (~2 ns) then 
quenches the molten GST and switches it back to the disordered amorphous phase [7]. 
The memory endurance test was performed on D5, which has a 10 nm oxide 
encapsulation layer. The oxide layer, which acts as both a passivation to prevent 
oxidation and a mechanical cap to prevent delamination, greatly improves the lifetime of 
the device. In the endurance test, cycles of SET/RESET pulses were applied to the device 
under ambient environment. The device resistance was measured after each pulse at low 
DC bias (2V) and plotted in Fig. 4.8 (see more details in supplementary materials). No 
cycling-induced failure was observed after 100 manually operated cycles. 
4.4 Device Scaling 
The resistances at the ON (Ron) and OFF (Roff) state of 105 nanotube-PCM devices 
studied in this work are plotted in log scale against their respective switching voltage Vsb 
in Fig. 4.9. The curve clearly showed two distinctive memory states, with almost two 
orders of magnitude change in resistance between the states. During the fabrication, 60 of 
these CNT devices were electrically broken down in air to create the gap, while the other 
45 devices were broken down under Ar flow, which resulted in significantly smaller gap 
(Fig. 4.10) due to the lack of oxygen [1]. Due to its device structure, Roff in the nanotube-
PCM devices are dominated by the resistance of the 10 nm amorphous GST thin film 
between the metal contacts and thus are fairly constant. Ron, however, exhibits a strong 
positive correlation with the switching voltage as illustrated by the black dotted line in 
Fig. 4.9. This could be due to the fact that both Ron and Vsb are closely related to the CNT 
gap size, where the active GST bit is deposited. As CNTs are much more conductive than 
even crystalline GST, Ron should be dominated by the resistance of the crystalline GST 
between the CNT interconnects and therefore should vary positively with CNT gap size. 
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The snapback behavior is due to the threshold switching phenomenon in a-GST, which is 
widely believed to be E-field driven. Thus we see an almost linear relationship between 
the threshold voltage Vsb and the CNT gap size w in Fig. 4.10. The critical E-field that 
seems to trigger the threshold switching in our device is E = Vsb/w = 0.1 V/nm. This E-
field is an order of magnitude less than the breakdown field of SiO2 and should 
conclusively prove that we are observing phase-change in GST, not oxide breakdown as 
reported recently by Yao et al. [8]. The linear trend between the switching voltage and 
CNT gap size shows that this is a highly scalable technology. Currently, our best 
performance device has a CNT gap size of 30 nm and operates under 3V and 1 µA, with 
2.6 µW and 500 fJ programming power and energy, which are much lower than 
conventional PCM devices [9-12]. From the scaling trend in Fig. 4.10, we can safely 
predict that with sub-5 nm CNT gap and optimized structure, the nanotube-PCM device 
could operate at 0.5 V with sub-fJ energy consumption.     
The SET current of the 105 devices are plotted in the histogram in Fig. 4.11. The 
mean SET current for devices that were fabricated air and Ar are 1.95 µA and 1.99 µA, 
respectively. This is a two-fold improvement over current state-of-the-art PCM devices. 
Our nanotube-PCM is a much more energy efficient device because of the extremely 
small volume of GST that is crystallized in the operation. 
4.5 Finite Element Modeling 
Using the same finite element modeling platform that we described earlier in section 
IV, we are able to fit the experimental data fairly well using our model. The modeling 
schematic for the nanotube-PCM device is consistent with the actual device structure and 
is shown in Fig. 4.12. 
We performed different sets of simulations each with different current flow. In each 
simulation, a constant current pulse was applied for 100 ns. The current-voltage 
characteristic of the model is compared to experimental data in Fig. 4.13. The blue circles 
show the experimental results of current sweep of a 2.0 µm CNT (d = 2.5 nm) up to 3.5 
µA. This voltage snapback behavior is caused by threshold switching in GST and 
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followed by amorphous to crystalline phase change due to Joule heating. The FE model 
correctly captures these characteristics, as illustrated in Fig. 4.13.  
The temperature profile of GST in the CNT gap region before and after the threshold 
switching is illustrated in Fig. 4.14a~c. When in its high resistive state, the current 
passing through the nanotube-PCM device is on the order of 100 nA. At low voltage the 
Joule heat generated is insufficient to reach GST’s crystallization temperature ~ 420 K 
(Fig. 4.13a). After the amorphous GST in the CNT gap region switches into the pseudo-
conductive state under high E-field, the local current density in GST between the CNT 
gap increases drastically. It is at this point that sufficient heat is generated to raise the 
temperature to where the GST changes into its stable crystalline phase. The bulk GST 
that is not exposed under high E-field still remains in the highly resistive amorphous 
phase and therefore does not heat up significantly. 
 
 
32 
 
4.6 Figures
 
Figure 4.1: Schematics of  nanotube-PCM device. (a) A nano-scale gap is typically 
created when CNT breaks down in air under high voltage stress. (b) Schematic of the 
nanotube-PCM device by sputtering GST thin film on top of CNT. The nanotube-PCM 
device is in its OFF state when GST that filled up the gap is in resistive amorphous phase. 
(c) An AFM image of an as-fabricated nanotube-PCM device. (d) The nanotube-PCM 
device is switched to ON state when GST in the gap is transformed into highly 
conductive phase. 
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Figure 4.2: (a) I-V characteristics of the nanotube-PCM device D1 with diameter = 
3.0 nm, length = 3.5 µm and gap size (after CNT breakdown) w = 35 nm. In sweep 1, D1 
shows voltage snapback behavior at 1.0 μA, 3.5 V, indicating the GST near the gap 
region is switched into the conductive state under high E-field. The crystalline phase is 
preserved as evident in sweep 2. The insets show I-V of the CNT device when they broke 
down under high bias. (b) and (c) are AFM images of D1 after CNT breakdown and after 
DC current sweep, respectively. A GST “bubble” is formed in the gap region after DC 
current sweep, indicating GST near the gap is switched into crystalline phase. 
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Figure 4.3: (a) I-V characteristics of the nanotube-PCM device D2 with diameter = 
2.5 nm, length = 3.8 µm and gap size (after CNT breakdown) w = 100 nm. In sweep 1, 
D2 shows voltage snapback behavior at 0.9 μA, 9.0 V, indicating the GST near the gap 
region is switched into the conductive state under high E-field. The crystalline phase is 
preserved as evident in sweep 2. The insets show I-V of the CNT device when they broke 
down under high bias. (b) and (c) are AFM images of D2 after CNT breakdown and after 
DC current sweep, respectively. A GST “bubble” is formed in the gap region after DC 
current sweep, indicating GST near the gap is switched into crystalline phase. 
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Figure 4.4: (a) I-V characteristics of the nanotube-PCM device D3 with diameter = 
2.7 nm, length = 3.9 µm and gap size (after CNT breakdown) w = 210 nm. In sweep 1, 
D3 shows voltage snapback behavior at 2.7 μA, 19.8 V, indicating the GST near the gap 
region is switched into the conductive state under high E-field. The crystalline phase is 
preserved, as evident in sweep 2. The insets show I-V of the CNT device when they broke 
down under high bias. (b) and (c) are AFM images of D3 after CNT breakdown and after 
DC current sweep, respectively. A GST “bubble” is formed in the gap region after DC 
current sweep, indicating GST near the gap is switched into crystalline phase. 
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Figure 4.5: (a) I-V characteristics of the nanotube-PCM device D4 with diameter = 
2.1 nm, length = 2.2 µm and gap size (after CNT breakdown) w = 270 nm. In sweep 1, 
D4 shows voltage snapback behavior at 2.4 μA, 28.4 V, indicating the GST near the gap 
region is switched into the conductive state under high E-field. The crystalline phase is 
preserved as evident in sweep 2. The insets show I-V of the CNT device when they broke 
down under high bias. (b) and (c) are AFM images of D4 after CNT breakdown and after 
DC current sweep, respectively. A GST “bubble” is formed in the gap region after DC 
current sweep, indicating GST near the gap is switched into crystalline phase. 
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Figure 4.6: Typical RESET waveform. 
 
Figure 4.7: R-I characteristics of a nanotube-PCM device D3 that has an oxide 
encapsulation layer. The width of the crystallization and amorphization pulses are 150 ns 
(20 ns falling edge) and 50 ns (2 ns falling edge), respectively. 
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Figure 4.8: Memory endurance test performed on D3.  Cycling induced failure is not 
observed after D3 was manually switched for 100 cycles. (Crystallization: 1.5 µA, 150 ns; 
amorphization: 6.0 µA, 50 ns.) 
 
Figure 4.9: Ron and Roff for 105 devices against their switching voltage Vsb. 61 of 
these devices had their CNT gap created in ambient environment (air), while the other 44 
devices had CNT breakdown in Ar flow (solid symbols). 
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Figure 4.10: The switching voltage of 30 devices plotted against their CNT gap size. 
The black line is a linear fit, which suggests the nanotube-PCM device is highly scalable. 
The error bar is the estimated error from tip radius in the AFM measurement. 
 
Figure 4.11: Histograms of SET current of 105 nanotube-PCM devices. 
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Figure 4.12: Schematics of the 3D FE model of the nanotube-PCM device from 
COMSOL. 
 
Figure 4.13: I-V characteristics (experimental data and model from COMSOL) of a 
nanotube-PCM device. The modeling CNT with length = 2.0 µm, diameter = 2.5 nm and 
gap size = 70 nm, is covered by 10 nm thick of amorphous GST. The snapback behavior 
is observed when the localized E-field in the gap exceeds the threshold value – 0.1 V/nm. 
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Figure 4.14: (a-b) 3D temperature profile of the GST before and after it switches into 
high conductive state. When the GST is still at its resistive amorphous state, the current 
through the device is 150 nA which barely heats up the GST. When the GST inside the 
CNT gap was switched into highly conductive state under E-field, there were much 
higher current densities in the gap region. Due to Joule heating, the GST is heated to 
around ~ 520 K and changes to crystalline phase. The GST outside the CNT gap region 
remains at relatively low temperature and thus still in amorphous phase. (c) Cross-
sectional temperature profile of the GST in the center of the CNT gap. 
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CHAPTER 5: CONCLUSION 
In summary, we have fabricated and demonstrated memory operation of a novel 
ultra-low power phase change memory device that utilizes carbon nanotubes as 
interconnects. 
In our preliminary experiments, we have demonstrated that CNT heaters with sub 5-
nm diameters can reliably induce highly localized phase change in amorphous GST thin 
film, with heating current in the order of ~25 µA. The current-voltage characteristics of 
simple test devices show voltage snapback behavior, indicating GST switching from 
highly resistive (amorphous) to highly conductive (hcp crystalline) states. Additional 
AFM characterization and 3-D finite-element modeling confirm the morphological and 
phase changes occurring. 
We were able to successfully create nano-sized gaps in carbon nanotubes through 
electrical breakdown under air or Ar flow. The key insight of our nanotube-PCM device 
is that we only need to induce phase change in the small volume of GST between the 
CNT gaps during memory operations. This significantly reduces the programming power 
and current. The mean SET current in our device is 1.96 µA, almost two orders of 
magnitude less than current state-of-the-art PCM devices. Our results showed a strong 
linear relationship between the snapback voltage and the CNT gap size. This confirms 
that the threshold switching phenomenon in a-GST is electric-field driven. We have also 
performed memory endurance test on our nanotube-PCM device. Due to the limitation of 
our experimental set-up (without a switching matrix), we were only able to perform the 
cycling endurance test manually. No cycling induced failure is observed after 100 cycles.  
To further improve the performance of our device and lower the programming 
voltage and current, we are working to optimize the structure of the nanotube-PCM 
device. As the snapback voltage is closely related to the CNT gap size, we aim to 
consistently create sub 10-nm gaps in CNT. One way to achieve this is to use oxygen 
plasma etching to create the CNT gap instead of the electrical breakdown. The idea is to 
deposit PMMA over the CNT device and open a sub 10-nm gap in the PMMA by 
electron beam lithography. This would allow us to etch away only the portion of the CNT 
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that is exposed under the PMMA opening using oxygen plasma. This would give us more 
control over the gap size and location of the gap through varying the etching parameters 
(etching power, time etc), and lower the programming energy of our device to the sub-fJ 
regime.  
We are also developing a LabVIEW script that performs the memory cycling test 
automatically. With this script and a high-speed switch matrix, we will be able to test the 
actual endurance limit of our device and pushes it to more than 106 cycles. 
The next logical step after building the energy efficient nanotube-PCM device would 
be to design and fabricate a nanotube-PCM memory array. With recent advancement in 
growth of aligned CNT arrays on quartz, the goal of building the memory array is 
promising, though challenging.  
We are also exploring the possibility of using 2D graphene as electrodes for PCM 
devices, which make use of current planar processing technology. This opens new 
opportunities for reconfigurable nano-electronics. 
 
 
 
